

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
	18/6/17	introduction to logic fami				
	19/6/17	CMOS logic				
	20/6/17	CMOS steady state electrical behaviour				
9	21/6/17	CMOS dynamic electrical behaviour				
2	1/7/17	CMOS logic families				
	6/7/17	2nd code logic <del>Unit-II</del> Bipolar logic				
	7/7/17	Transistor logic				
	12/7/17	TTL families				
	16/7/17	CMOS/TTL interfacing				
	16/7/17	low voltage CMOS logic and interfacing				
	13/7/17	emitter coupled logic				
	14/7/17	Comparison of logic families				
	17/7/17	familiarity with standard 74xx and CMOS VCC IC specifications				
		UNIT - III				
	19/7/17	introduction Design and Analysis				
	22/7/17	Decoders using digital ICs				
	24/7/17	encoders using digital ICs				
	24/7/17	three state devices				
	26/7/17	multiplexers & demultiplexers				
		code converters				

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
	26/8/17	EX-OR gates and parity circuits				
	26/8/17	Comparators, adders & subtractors				
	26/8/17	Design & consideration of logic circuits using logic gates				
		UNIT - III				
	28/8/17	Ripple Adder, carry generator				
	29/8/17	Binary parallel Adder				
	19/9/17	n-Bit parallel subtractor				
	10/4/17	Binary adder subtractor				
	11/4/17	ALU's, combination al multipliers				
	16/4/17	Barrel shifter simple floating point				
	17/4/17	Cascading comparators using digital IC's				
	18/4/17	Dual priority Encoder with 3C				
		UNIT - IV				
	20/4/17	Introduction & Basic Bistable element logic circuit using IC				
	20/4/17	Latches, Flip flops using digital IC's				
	18/10/17	Flip-flop conversions				
	12/10/17	SSI latches & flip-flops				
	12/10/17	Counters, & Design of counters using digital IC's				
	24/10/17	Applications of counters synchronous design methodology				
	24/10/17	Impediments to synchronous design				



# LESSON PLAN

Period	Date (tentative)	Topic	Unit No	Teaching Methodology	Remarks	Corrective Action Upon Review
	26/10/21	Sequential Logic circuits with relevant ICs				
		UNIT - VI				
	29/10/21	MSI Registers Logic circuits with relevant ICs				
	29/10/21	Using Relevant ICs Shift Register				
	31/11/21	modes of operation of Shift Registers				
	5/11/21	Universal shift Register using digital ICs				
	5/11/21	MSI Shift Registers using digital ICs				
	6/11/21	Ring counter explanation of operation.				
	6/11/21	Johnson Counter using IC				
	8/11/21	Basic Sequential Logic Design steps				
	8/11/21	Design of modulus N Synchronous counter using IC				
		UNIT - VII				
	9/11/21	Introduction to PLDs.				
	11/11/21	programmable Readonly memory				
	12/11/21	programmable logic Array of PLDs with relevant ICs				
	13/11/21	programmable Array Logic Devices				
	15/11/21	programmable Array Logic Devices using relevant IC				
	17/11/21	Comparison between PROM, PLA & PAL.				
	19/11/21	Comparison between PROM and PLA with relevant ICs				
	24/11/21	comparison between PLA & PAL with relevant IC				

## LESSON PLAN

Period	Date (tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Signature Date
		UNIT VIII				
	16/11/17	internal structure and 3D decoding of the ROM				
	17/11/17	commercial types of the ROM				
	18/11/17	Timing and appli- cation of the different types of ROM				
	19/11/17	internal structure of the static RAM				
	20/11/17	SRAM timing				
	21/11/17	Explanation of standard SRAMS				
	22/11/17	Synchronous SRAMS				
	23/11/17	internal structure of the dynamic RAM and timing specifications				
	24/11/17	Synchronous DRAMS compatibility with data sheets, & specifications				

Signature  
Date